Abstract-In this paper compare analog performance parameters of dual material gate silicon on Insulator iunctionless transistor (DMG SOI JLT) and DMG SOI Transistor. In this paper analog parameters as like transconductance (gm), transconductance generation factor (gm/IDS), output conductance (gd), intrinsic gain (gm/gd) , intrinsic gate delay, intrinsic static power dissipation and cut off frequency. It has been observed that transconductance, transconductance generation factor, output conductance, intrinsic gain, intrinsic gate delay, intrinsic static power dissipation and cut off frequency of DMG SOI JLT improved by 12%, 29%, 69%, 21%, 5%,26% and 3% respectively over the DMG SOI Transistor. It has been observed that due to work function difference of dual material gate improves the electrostatic control on channel and on current also improved by 34% over the DMG SOI Transistor. The DMG SOI JLT is the best candidate for low power device performance.
I. INTRODUCTION
According to international technological road map for semiconductors (ITRS) channel length of MOSFET decreases up to 20nm. However, short channel effect (SCE) problem and analog performance parameters improvement is very challenging in front of researchers. Silicon on insulator technology superior electrical characteristics compare to bulk technology such as less junction capacitance, increase mobility, excellent latch up immunity and short channel effect [1] . In nanoscale metal oxide semiconductor field effect transistor (MOSFET) leakage current increases due to charge sharing effect because source and drain close with each other.
However, shallow source and drain formation is very difficult to manufacturer. Dual material gate in bulk MOSFET transconductance enhancement and suppression of short channel effect due to step function in channel potential [2] . In DMG n-channel MOSFET ΦM1>ΦM2 (ΦM1 is workfunction of gate material 1 and ΦM2 is workfunction of gate material 2) and vice versa for p-channel MOSFET [3] - [5] . Dual material gate (DMG) structure in a fully depleted SOI MOSFET leads to subdued SCE due to a step-function in the channel potential profile. The shift in the surface channel potential minima position is negligible with increasing drain biases. The electric field in the channel at the drain end is also reduced leading to reduced hot-carrier effect. Also, the variation of the minimum channel potential with decreasing thin-film thickness can be more effectively reduced in the DMG structure at shallow thin-film thicknesses [6] . Some authors demonstrated that the dual material double gate (DMDG) structure (channel length 100nm) leads to reduced SCEs, as the surface-potential profile shows a step at the interface of the two materials of the front gate, which reduces drain conductance and DIBL. Due to the discontinuity in the surface potential of the DMDG structure, the peak electric field at the drain is reduced substantially, by approximately 40%, when compared with that of the double gate (DG) structure that leads to a reduced hot carrier effect.
Junctionless with uniform doping of channel overcome these challenge. Uniform channel doping of junctionless transistor fabrication is very simple. Perpendicular electric field on channel is very low when MOSFET is in ON state. Junctionless device have full CMOS functionality. They have minimum subthreshold slope, extremely low leakage current and less degradation of mobility with gate voltage [6] - [9] . Haijun Lou et al demonstrate dual material gate junctionless nanowire transistor [10] . It has been observed that transconductance is very low below 0.06mS at channel length 40nm. In this paper below 40nm channel length results not observed. Ratul k Baruah et al demonstrate dual material gate junctionless transistor with spacer have gate capacitance is 1.2fF at VGS is 0.8V and cut off frequency is 225GHz [11] - [16] . It has been observed that cut off frequency is low and gate capacitance is high. I already publish paper on dual material gate silicon on nothing and silicon on insulator 
Carrier recombination, generation model, Fermi Dirac statics and impact ionization models and Lombardi mobility model in COGENDA TCAD. The quantum confinement model also have been incorporated in the simulation.
III. RESULTS AND DISCUSSION
The characteristics of analog parameters compare of DMGSOI junctionless and with junction Transistor. ) indicate how well device convert voltage to current. Gate material work function is different then step potential generate. Due to step potential in the channel gm increases. Electron velocity increases in the channel due to workfunction difference, high workfunction at source side and low workfunction of gate material at drain side. Due to high peak electric field at source side electron velocity increases, then transconductance of MOSFET increases. DMG SOI JLT transconductance is 0.07mS at channel length is 20nm. is maximum at channel length is 20nm and 40nm. Output conductance of DMG SOI JLT is 6.18μS and DMG SOI Transistor is 8.51μS at VGS=VDS=1V. In Fig. 4 shows that cut off frequency characteristics of the DMG SOI JLT and DMG SOI Transistor are shown. The delimitation of the unity gain cut off frequency ƒt. The DMG device exhibits higher ƒt when VGS is small due to higher gm compared with DMG SOI Transistor. At a maximum VGS, the advantage of higher ƒt in the DMG SOI JLT. The maximum ƒt of the DMG SOI JLT is 418GHz which is 3% improvement compared with DMG SOI Transistor counterparts. Fig.5 . shows that intrinsic gate delay and static power dissipation of DMG SOI junctionless and with junction at different channel length. The intrinsic static power dissipation (IOFF.VDD) and the intrinsic gate delay (CG.VDD/ION) are the useful design parameters for digital logic circuit. CG is the gate capacitance which is normally sum of gate-to-source CGS and gate-to-drain CGD. CG.VDD/ION in the proposed DMGSOIJLT device does affect the operating speed of logic circuit based on this device. Since IOFF.VDD and CG.VDD/ION of a MOSFET indicates both power dissipation and delay, DMG SOI JLT is best candidate for design CMOS circuits. candidate for low power analog CMOS circuit design. Fig. 6 shows that drain current variation versus gate voltage of DMG SOI JLT at different channel length 20nm, 30nm and 40nm. It has been observed that channel length decreases drain current increases but off current decreases when channel length increases. In p channel DMG SOI JLT work function of gate material is n-poly material its work function is minimum and gate material at drain side is p-poly material its workfunction is maximum. Threshold voltage of p channel DMG SOI JLT decreases when channel length increases. Fig.7 shows that drain current versus gate voltage of n and p channel DMG SOI JLT and DMG SOI with junction at channel length 20nm and VDS is 1V. It has been observed that n channel DMG SOI with junction current driving capability is maximum as compared to n channel DMG SOI JLT due to workfunction difference of gate material. DMG SOI JLT current driving capability is minimum because more doping density in channel region. High doping density in channel region, ionization scattering of electron increases and mobility of electron degrade. Mobility degradation is maximum due to ionization scattering in DMG SOI JLT as compared to mobility degradation due surface scattering in DMG SOI with junction. It has been observed that off current of DMG SOI JLT is minimum as compared to DMG SOI with junction due to high workfunction of gate material of DMG SOI JLT. More depletion of channel due to high work function of gate material, hence off current is minimum.
The characteristics of DMG SOI JLT are investigated and compared with a corresponding compatible DMG SOI Transistor. Table VII shows that drain current values at different gate voltage DMG SOI JLT and DMG SOI Transistor.
In Fig. 7 all result observed at band-to-band tunneling model. In junctionless transistor band to band tunnel current is maximum as compared to with junction transistor.
Threshold voltage of DMG SOI JLT is minimum as compared to with junction transistor. Fig . 7 shows that drain current v/s gate voltage at VDS=1V and channel length is 20nm. The n-channel and p-channel DMG SOI JLT ON current is maximum compare to n and p channel DMG SOI Transistor at VGS=0.5V. Junctionless transistor current driving capability increases due to work function difference of gate material. Electron velocity increases due to step potential in the channel, when electron velocity increases then current driving capability increases. Another advantage of junctionless transistor is perpendicular electric field is very low when transistor is in ON state. Perpendicular electric field is very low means mobility degradation decreases. 
Csi is body capacitance and Cox1 is gate oxide capacitance and Cox2 is buried oxide capacitance. SS is limited by the first term to 60mV/ decade. Higher SS means that the device can have a fewer orders of change in drain current from the off state to the VT, which in turn means a higher off current for a given VT. SS can be made smaller close to 60mV/decade by using thinner gate oxide thickness or lower substrate doping concentration. SS of DMG SOI JLT is minimum as compared to DMG SOI transistor at channel length 40nm. Workfunction of gate material of DMG SOI JLT is 4.77ev. Due to high workfunction difference more depletion in channel and MOSFET off current decreases. In p channel DMG SOI JLT SS is minimum at channel length 40nm. In fig.7 observed that off current of DMG SOI JLT is maximum as compared to with junction transistor due to band to band tunneling. In some channel length SS is maximum of DMG SOI JLT as compared to with junction transistor.
IV. CONCLUSION
In this paper simulate analog performance parameters using 3-D COGENDA TCAD software. Analog performance parameters of DMG SOI JLT compare with DMG SOI Transistor.
• Transconductance gm of DMG SOI JLT improve by 12% compare to DMG SOI Transistor.
• Transconductance generation factor gm/IDS of DMG SOI JLT improve by 20% compare to DMG SOI Transistor.
• Output conductance gd of DMG SOI JLT improve by 69% compare to DMG SOI Transistor.
• Intrinsic gain improved by 21% compare to DMG SOI Transistor.
• Intrinsic static power dissipation of DMG SOI JLT improve by 26% compare to DMG SOI Transistor.
